Scan Test Escapes, New Fault Models, and the Effectiveness of Functional System Level Tests
编号:1 访问权限:公开 更新:2021-08-11 11:19:51 浏览:384次 课程

报告开始:2021年08月18日 19:00(Asia/Shanghai)

报告时间:180min

所在会场:[TS] Tutorial [TS2] Tutorial 2, Scan Test Escapes, New Fault Models, and the Effectiveness of Functional System Level Tests

摘要
This tutorial aims at understanding the increasing use of functional system level tests (SLTs) as an additional final defect screen before processor SOCs are shipped for assembly. For this, we take an in-depth look at traditional scan based Stuck-at and TDF tests to understand potential sources of test escapes. We also extensively discuss the effectiveness of new test generation methodologies such as Cell Aware, Gate Exhaustive, Transistor Stuck-Open, and Timing Aware in plugging these structural test holes. Based on this, we identify failures that can still remain undetected by low cost scan structural tests, and require the use of expensive functional SLTs to achieve desired defect levels. In conclusion, we suggest strategies to minimize use SLTs without impacting defect levels.
关键词
3LPP coating
报告人
Adit Singh
Auburn University

Dr. Adit Singh is Godbold Endowed Chair Professor of Electrical and Computer Engineering at Auburn University, where he has served on the faculty since 1991. Earlier he has held faculty positions at the University of Massachusetts in Amherst, and Virginia Tech, in Blacksburg. He has also held visiting professorships at the University of Freiburg, Germany, and the University of Tokyo, Japan, and a Fulbright at the University Polytechnic of Catalonia in Barcelona, Spain. His research interests span all aspects of VLSI technology, with an emphasis on IC test and reliability; he has published widely in these areas. Professor Singh has held leadership roles as General Chair/Co-Chair/Program Chair for dozens of VLSI design and test conferences, and regularly serves on the Steering and Program Committees of many major international conferences in test and design automation. For two terms (2007-11), he was elected Chair of the IEEE Test Technology Technical Council (TTTC), and also served (2011-2015) on the Board of Governors of the IEEE Council on Design Automation (CEDA). He holds a B.Tech in Electrical Engineering from IIT Kanpur, and the M.S. and Ph.D. from Virginia Tech. He was elected Fellow of IEEE in 2002.

发表评论
验证码 看不清楚,更换一张
全部评论
重要日期
  • 会议日期

    08月18日

    2021

    08月20日

    2021

  • 05月10日 2021

    初稿截稿日期

  • 08月16日 2021

    提前注册日期

  • 08月19日 2021

    报告提交截止日期

  • 08月20日 2021

    注册截止日期

主办单位
IEEE
Tongji University
Chinese Computer Federation
承办单位
Tongji University
历届会议
移动端
在手机上打开
小程序
打开微信小程序
客服
扫码或点此咨询