征稿已开启

查看我的稿件

注册已开启

查看我的门票

已截止
活动简介

The aim of this workshop is to make FPGA and reconfigurable technology accessible to software programmers. Despite their frequently proven power and performance benefits, designing for FPGAs is mostly an engineering discipline carried out by highly trained specialists. With recent progress in high-level synthesis, a first important step towards bringing FPGA technology to potentially millions of software developers was taken. The FSP Workshop aims at bringing researchers and experts from both academia and industry together to discuss and exchange the latest research advances and future trends. This includes high-level compilation and languages, design automation tools that raise the abstraction level when designing for (heterogeneous) FPGAs and reconfigurable systems and standardized target platforms. This will in particular put focus on the requirements of software developers and application engineers. In addition, a distinctive feature of the workshop will be its cross section through all design levels, ranging from programming down to custom hardware. Thus, the workshop is targeting all those who are interested in understanding the big picture and the potential of domain-specific computing and software-driven FPGA development. In addition, the FSP Workshop shall facilitate collaboration of the different domains.

征稿信息

重要日期

2016-06-30
初稿截稿日期
2016-07-24
初稿录用日期
2016-07-31
终稿截稿日期

征稿范围

Topics of the FSP Workshop include, but are not limited to: High-level synthesis (HLS) and domain-specific languages (DSLs) for FPGAs and heterogeneous systems Mapping approaches and tools for heterogeneous FPGAs Support of hard IP blocks such as embedded processors and memory interfaces Development environments for software engineers (automated tool flows, design frameworks and tools, tool interaction) FPGA virtualization (design for portability, resource sharing, hardware abstraction) Design automation technologies for multi-FPGA and heterogeneous systems Methods for leveraging (partial) dynamic reconfiguration to increase performance, flexibility, reliability, or programmability Operating system services for FPGA resource management, reliability, security Target hardware design platforms (infrastructure, drivers, portable systems) Overlays (CGRAs, vector processors, ASIP- and GPU-like intermediate fabrics) Applications (e.g., embedded computing, signal processing, bio informatics, big data, database acceleration) using C/C++/SystemC-based HLS, OpenCL, OpenSPL, etc. Directions for collaborations (research proposals, networking, Horizon 2020)

留言
验证码 看不清楚,更换一张
全部留言
重要日期
  • 08月29日

    2016

    会议日期

  • 06月30日 2016

    初稿截稿日期

  • 07月24日 2016

    初稿录用通知日期

  • 07月31日 2016

    终稿截稿日期

  • 08月29日 2016

    注册截止日期

移动端
在手机上打开
小程序
打开微信小程序
客服
扫码或点此咨询