Recent years have seen a significant rise in the number of cores that can be integrated in the same chip multiprocessor. However, before this trend translates into effective parallel performance improvement, the research community has to address several underlying challenges. Providing efficient and scalable inter-core and core-to-memory communication is regarded as one of the most important challenges since communication is becoming the main performance, power and area constraints of many-core designs. On the one hand, research in Network-on-chip (NoC) and emerging interconnect technologies is showing outstanding results towards alleviating such issue. On the other hand, a less explored research avenue, addressed in this workshop, is to design and develop many-core architectures that will take advantage of the unique communication capabilities that these new interconnect fabrics could offer, potentially leading to highly scalable multicore computers.