征稿已开启

查看我的稿件

注册已开启

查看我的门票

已截止
活动简介

The goal of achieving exascale performance under stringent power budget is important, exciting, and challenging. One of the biggest impediments in achieving this goal is the excessive data movement across different levels of the memory hierarchy. In this workshop, we intend to discuss innovative ways to reduce this data movement in a variety of architectures (including CPUs, GPUs, handhelds, data centers, IoT, accelerators etc.). We welcome all novel submissions that describe hardware, software, or hardware-software co-design techniques to reduce the data movement.

征稿信息

征稿范围

Any idea/technique that can help in reducing the data movement is appropriate for this workshop. Some topics (but not limited to) are:

  • Near Data Processing (e.g., near caches or memory or storage devices)

  • In-Memory Computing (e.g., in caches or memory or storage devices)

  • Approximate Computing (e.g., load value approximations)

  • Cache/DRAM Locality Optimizations

  • Data Compression Techniques

  • Emerging Memory Technologies (e.g., STT-RAM, Memristor)

  • Non Von-Neumann Architectures (e.g., Quantum Architectures, Automata Processor)

  • Interconnection Architectures (e.g., on-chip, off-chip, Ethernet, interposer system, flexible interconnects for FPGA)

  • Programming and Language Support for Minimizing Data Movement

留言
验证码 看不清楚,更换一张
全部留言
重要日期
  • 09月09日

    2017

    会议日期

  • 09月09日 2017

    注册截止日期

移动端
在手机上打开
小程序
打开微信小程序
客服
扫码或点此咨询