摘要详情
  1. 活动首页
  2. 摘要清单
  3. 摘要详情
126 / 2021-04-10 16:35:18
A 1.1-V 10-Bit 25-MS/s 7.58fJ/conversion-step SAR ADC in 40-nm CMOS
analog-to-digital converter (SAR ADC), energy efficiency, low power, successive approximation register
Integrated Circuits and Systems > Analog and Mixed-Signal Circuits and Systems
终稿
Chengcheng Zhang / Huazhong University of Science and Technology
Zirui Jin / Huazhong University of Science and Technology
Dongsheng Liu / Huazhong University of Science and Technology
  A low-power 10-bit 25-MS/s asynchronous successive approximation register analog-to-digital converter (SAR ADC) is proposed in this paper. The lower side-set (LSS) switching scheme is proposed, which consumes zero switching energy for the two most-significant bits and saves 75% of the capacitor area compared with the traditional switching scheme. The two-stage dynamic-latch comparator is applied to complete the high speed operation without high current consumption. The use of asynchronous controller reduces the harshness of the comparator's high-frequency clock. In order to optimize the power consumption of SAR logic part, a dynamic logic unit is employed. The prototype 10-bit SAR ADC is designed in a 40-nm CMOS technology, showing an SNDR/SFDR of 53 dB/76.95 dB at 11 MHz input, under a 1.1-V power supply, while consuming 68.64 µW at 25 MS/s for a figure-of-merit of 7.58 fJ/conversion-step.
重要日期

  • 会议日期

    07月10日

    2021

    至

    07月12日

    2021

  • 05月10日 2021

    初稿截稿日期

  • 07月06日 2021

    注册截止日期

主办单位
长沙理工大学
协办单位
IEEE Electron Devices Society
IEEE
联系方式
登录查看完整联系方式
历届会议
移动端
在手机上打开
小程序
打开微信小程序
客服
扫码或点此咨询